-
101 параллельная система ИБП
параллельная система ИБП
-
[Интент]Parallel Operation: The system shall have the option to install up to four (4) UPSs in parallel configuration for redundancy or capacity.
1. The parallel UPS system shall be of the same design, voltage, and frequency. UPS modules of different size ratings shall be permitted to be paralleled together for purposes of increased capacity or UPS module redundancy. The UPSs in the parallel configuration shall not be required to have the same load capacity rating.
2. Parallel Capacity: With N+0 system-level redundancy, up to 2MW of load can be supported by the system.
3. Parallel Redundancy: With N+1 system-level redundancy, up to 1.5MW of load can be supported by the system, and only the UPS being replaced must be isolated from the source (bypass operation is not required for the entire system during the UPS replacement procedure).
4. Output control: A load sharing circuit shall be incorporated into the parallel control circuits to ensure that under no-load conditions, no circulating current exists between modules. This feature also allows each UPS to share equal amounts of the total critical load bus. The output voltage, output frequency, output phase angle, and output impedance of each module shall operate in uniformity to ensure correct load sharing. This control function shall not require any additional footprint and shall be an integral function of each UPS. The static bypass switches shall be connected in parallel.
5. Parallel System Controls: To avoid single points of failure, the UPS system shall have no single dedicated control system designed to control the operation of the parallel UPS system. Control of and direction of parallel UPSs shall take place via a master/slave relationship, where the first UPS to receive logic power asserts itself as a master. In the event of a master failure, a slave UPS shall take the role of master and assume the responsibility of the previous master UPS. Regardless of which UPS is master or slave, user changes to the system status, such as request for bypass, can be done from any UPS connected to the bus and all UPS on the bus shall transfer in simultaneously.
6. Communication: Communication between modules shall be connected so that the removal of any single cable shall not jeopardize the integrity of the parallel communication system. Load sharing communications shall be galvanically isolated for purposes of fault tolerance between UPS modules. A UPS module's influence over load sharing shall be inhibited in any mode where the UPS inverter is not supporting its output bus. Transfers to and from bypass can be initiated from any online UPS in the system.
7. Display: Each UPS multi-color LCD touch screen user interface shall be capable of using an active touch screen mimic bus to show the quantity of UPS(s) connected to the critical bus, as well as the general status of each UPS, such as circuit breaker status information. Any touchscreen display shall support the configuration of the [entire parallel] system and shall provide event and alarm data for all UPSs in the parallel configuration. A Virtual Display Application shall be available for download to the customer’s computer and shalll support remote monitoring of a complete system with up to 4 UPSs in parallel.
8. Battery runtime: Each UPS must have its own battery solution. The battery solution for the entire system can be a combination of standard and third-party batteries, but each UPS must use only one battery solution – either standard or third-party batteries.
9. Switchgear: A custom switchgear option shall be required for parallel operation.
[Schneider Electric]Тематики
EN
Русско-английский словарь нормативно-технической терминологии > параллельная система ИБП
-
102 вход логического уровня
Engineering: logic level inputУниверсальный русско-английский словарь > вход логического уровня
-
103 входной уровень логики
Engineering: input logic levelУниверсальный русско-английский словарь > входной уровень логики
-
104 высокий логический уровень
Универсальный русско-английский словарь > высокий логический уровень
-
105 высокоуровневые ТТЛ-схемы
Information technology: high-level transistor-transistor logicУниверсальный русско-английский словарь > высокоуровневые ТТЛ-схемы
-
106 высокоуровневые транзисторно-транзисторные логические схемы
Information technology: high-level transistor-transistor logicУниверсальный русско-английский словарь > высокоуровневые транзисторно-транзисторные логические схемы
-
107 выходной логический уровень
Engineering: output logic levelУниверсальный русско-английский словарь > выходной логический уровень
-
108 логические операции на молекулярном уровне
Универсальный русско-английский словарь > логические операции на молекулярном уровне
-
109 неопределённый логический уровень
Microelectronics: unknown logic levelУниверсальный русско-английский словарь > неопределённый логический уровень
-
110 низкий логический уровень
1) TV: LOW2) Electronics: low logic levelУниверсальный русско-английский словарь > низкий логический уровень
-
111 преобразователь логического уровня
Electronics: logic-level translatorУниверсальный русско-английский словарь > преобразователь логического уровня
-
112 примитив логического уровня
Microelectronics: logic level primitiveУниверсальный русско-английский словарь > примитив логического уровня
-
113 системная программа
1) Engineering: operating software, operational software, software program, system program, system software2) Accounting: system programme3) Information technology: software routine, systems programУниверсальный русско-английский словарь > системная программа
-
114 транзисторная логическая схема высокого уровня
Engineering: high-level transistor logicУниверсальный русско-английский словарь > транзисторная логическая схема высокого уровня
-
115 транзисторно-транзисторные логические схемы с высокими логическими уровнями
Engineering: high-level transistor-transistor logicУниверсальный русско-английский словарь > транзисторно-транзисторные логические схемы с высокими логическими уровнями
-
116 транзисторно-трансляторная логическая схема высокого уровня
Engineering: high-level transistor translator logicУниверсальный русско-английский словарь > транзисторно-трансляторная логическая схема высокого уровня
-
117 уровень О
Information technology: logic-0 level -
118 уровень логического сигнала
Network technologies: logic levelУниверсальный русско-английский словарь > уровень логического сигнала
-
119 высокий логический уровень
Русско-английский словарь по электронике > высокий логический уровень
-
120 низкий логический уровень
Русско-английский словарь по электронике > низкий логический уровень
См. также в других словарях:
High-Level-Logic — LSL IC FZH251 Langsame störsichere Logik (Abk. LSL, engl. Low Speed Logic), auch unter der Bezeichnung High Level Logic (HLL) bekannt, ist eine veraltete elektronische Schaltungstechnik (Logikfamilie) für logische Schaltungen (Gatter). LSL… … Deutsch Wikipedia
negative-level logic — neigiamojo loginio lygio grandynas statusas T sritis radioelektronika atitikmenys: angl. negative logic; negative level logic vok. negative Logik, f rus. логическая схема с отрицательным логическим уровнем, f; отрицательная логика, f pranc.… … Radioelektronikos terminų žodynas
high-level logic — aukštojo loginio lygio grandynas statusas T sritis automatika atitikmenys: angl. high level logic vok. Großpegellogik, f rus. логическая схема с высоким логическим уровнем, f pranc. logique à hauts niveaux logiques, f … Automatikos terminų žodynas
high-level logic — aukšto loginio lygio grandynas statusas T sritis radioelektronika atitikmenys: angl. high level logic vok. Großpegellogik, f rus. логическая схема с высоким логическим уровнем, f pranc. logique à hauts niveaux logiques, f … Radioelektronikos terminų žodynas
low-level logic — žemo loginio lygio grandynas statusas T sritis radioelektronika atitikmenys: angl. low level logic vok. Logik mit niedrigem Signalpegel, f rus. логическая схема с низким логическим уровнем, f pranc. logique à bas niveau, f … Radioelektronikos terminų žodynas
Logic synthesis — is a process by which an abstract form of desired circuit behavior (typically register transfer level (RTL) or behavioral) is turned into a design implementation in terms of logic gates. Common examples of this process include synthesis of HDLs,… … Wikipedia
Logic optimization — a part of logic synthesis, is the process of finding an equivalent representation of the specified logic circuit under one or more specified constraints. Generally the circuit is constrained to minimum chip area meeting a prespecified delay.… … Wikipedia
Logic family — In computer engineering, a logic family may refer to one of two related concepts. A logic family of monolithic digital integrated circuit devices is a group of electronic logic gates constructed using one of several different designs, usually… … Wikipedia
Logic simulation — is the use of a computer program to simulate the operation of a digital circuit. Logic simulation is the primary tool used for verifying the logical correctness of a hardware design. In many cases logic simulation is the first activity performed… … Wikipedia
Logic programming — is, in its broadest sense, the use of mathematical logic for computer programming. In this view of logic programming, which can be traced at least as far back as John McCarthy s [1958] advice taker proposal, logic is used as a purely declarative… … Wikipedia
Logic Pro — Logic 8 Developer(s) Apple Inc. Stable release 9.1.5 / 2011 08 08 Operating system … Wikipedia