-
1 Memory Buffer Register
Programming: MBRУниверсальный русско-английский словарь > Memory Buffer Register
-
2 Memory Read
Programming: MR -
3 Memory Write
Programming: MW -
4 Memory Type Range Register
Универсальный русско-английский словарь > Memory Type Range Register
-
5 Declare In Memory
Programming: DIM -
6 Declare Into Memory
Programming: DIMУниверсальный русско-английский словарь > Declare Into Memory
-
7 Destroy Memory Protect Key
Programming: DMPKУниверсальный русско-английский словарь > Destroy Memory Protect Key
-
8 Display Memory
Programming: DM -
9 Display Memory At
Programming: DMA -
10 Divide Memory by Zero
Programming: DMZУниверсальный русско-английский словарь > Divide Memory by Zero
-
11 Erase Reserved Memory
Programming: ERMУниверсальный русско-английский словарь > Erase Reserved Memory
-
12 Read Alternate Memory
Programming: RAMУниверсальный русско-английский словарь > Read Alternate Memory
-
13 Reserve Memory Block
Programming: RMBУниверсальный русско-английский словарь > Reserve Memory Block
-
14 Reserve Memory Byte
Programming: RMBУниверсальный русско-английский словарь > Reserve Memory Byte
-
15 Software Transactional Memory
Programming: STMУниверсальный русско-английский словарь > Software Transactional Memory
-
16 Store in Read-only Memory
Programming: STROMУниверсальный русско-английский словарь > Store in Read-only Memory
-
17 Synchronic Dynamic Random Access Memory
Programming: SDRAM (Синхронное динамическое запоминающее устройство с произвольной выборкой. См. каталог продукции B&R, выпуск 2006 г., том II (www. br-automation. com))Универсальный русско-английский словарь > Synchronic Dynamic Random Access Memory
-
18 Порты микроконтроллера обычно отображаются на ОЗУ и следовательно могут использоваться как любая другая ячейка памяти
Универсальный русско-английский словарь > Порты микроконтроллера обычно отображаются на ОЗУ и следовательно могут использоваться как любая другая ячейка памяти
-
19 буфер кэша
Programming: cache memory buffer (= cache buffer), cache buffer (= cache memory buffer) -
20 двунаправленная ассоциативная память, гетероассоциативная нейронная сеть с взаимозаменяемыми входами и выходами
Programming: BAM network (см. bidirectional associative memory network), bidirectional associative memory networkУниверсальный русско-английский словарь > двунаправленная ассоциативная память, гетероассоциативная нейронная сеть с взаимозаменяемыми входами и выходами
См. также в других словарях:
Memory barrier — Memory barrier, also known as membar or memory fence or fence instruction, is a type of barrier and a class of instruction which causes a central processing unit (CPU) or compiler to enforce an ordering constraint on memory operations issued… … Wikipedia
Memory corruption — happens when the contents of a memory location are unintentionally modified due to programming errors; this is known as violating memory safety. When the corrupted memory contents are used later in the computer program, it leads either to program … Wikipedia
Programming paradigm — Programming paradigms Agent oriented Automata based Component based Flow based Pipelined Concatenative Concu … Wikipedia
Memory bound function — Memory bound refers to a situation in which the time to complete a given computational problem is decided primarily by the amount of available memory to hold data. In other words, the limiting factor of solving a given problem is the memory… … Wikipedia
Memory pool — Memory pools, also called fixed size blocks allocation, allow dynamic memory allocation comparable to malloc or C++ s operator new. As those implementations suffer from fragmentation because of variable block sizes, it can be impossible to use… … Wikipedia
Memory Type Range Registers — (MTRRs) are control registers that provide system software with control of how accesses to memory ranges by the CPU are cached. It uses a set of programmable model specific registers (MSRs) which are special registers provided by most modern CPUs … Wikipedia
Memory type range register — Memory type range registers (MTRRs) are a set of processor supplementary capabilities control registers that provide system software with control of how accesses to memory ranges by the CPU are cached. It uses a set of programmable model specific … Wikipedia
Memory-level parallelism — or MLP is a term in computer architecture referring to the ability to have pending multiple memory operations, in particular cache misses or translation lookaside buffer misses, at the same time. In a single processor, MLP may be considered a… … Wikipedia
Memory management — is the act of managing computer memory. The essential requirement of memory management is to provide ways to dynamically allocate portions of memory to programs at their request, and freeing it for reuse when no longer needed. This is critical to … Wikipedia
Memory protection — is a way to control memory access rights on a computer, and is a part of most modern operating systems. The main purpose of memory protection is to prevent a process from accessing memory that has not been allocated to it. This prevents a bug… … Wikipedia
Memory segmentation — is the division of computer memory into segments or sections. Segments or sections are also used in object files of compiled programs when they are linked together into a program image, or the image is loaded into memory. In a computer system… … Wikipedia