-
1 logic, timing, sequencing language
мова програмування логічних схем, що забезпечують синхронізацію і задання послідовності операційEnglish-Ukrainian dictionary of microelectronics > logic, timing, sequencing language
-
2 language
- advanced Boolean expression language
- advanced continuous simulation language
- application control language
- application data description language
- asynchronous circuit design language
- basic design language for structure
- behavioral description language
- behavioral modeling language
- block diagram language
- block structured language
- computer language
- computer design language
- computer-sensitive language
- context-sensitive matrix language
- continuous system modeling program language
- continuous system simulation language
- control and simulation language
- data асcess system language
- declarative language
- design language
- digital design language
- formal layout description language
- general-purpose language
- geometrical layout description language
- graphics-oriented language
- hardware description language
- hierarchical specification language
- high-level language
- imperative language
- integrated-circuit design language
- linear information processing language
- linkage control language
- logic, timing, sequencing language
- low-level language
- machine-dependent language
- machine-independent language
- modeling language
- modular language
- multilevel-architecture description language
- network description language
- network restructuring language
- nonprocedural language
- operating-system simulation language
- operational control language
- operator-oriented language
- overview language
- parallel context-free array language
- problem-oriented language
- procedural language
- program assembly language
- rational language
- real-time language
- register transfer level language
- self-extending language
- structured design language
- structure description language
- symbolic layout description language
- type 0 1, 2, 3 language
- type 0 language -
3 simulation
1) (імітаційне) моделювання, симуляція 2) імітація - backward simulation
- behavioral simulation
- computer simulation
- concurrent fault simulation
- deductwe fault simulation
- design verification simulation
- event-driven logic simulation
- fail-all fault simulation
- fault simulation
- functional-levelsimulation
- functionalsimulation
- gate-level simulation
- general-circuit simulation
- general-purpose simulation
- hardware simulation
- logic simulation
- mini-max delay simulation
- mixed-mode simulation
- Monte-Carlo simulation
- multidimensional simulation
- multilevel simulation
- multipass simulation
- multivalued simulation
- next critical event simulation
- one-dimensional simulation
- one-pass simulation
- parallel fault simulation
- performance simulation
- photoresist image simulation
- real-time simulation
- register-transfer level simulation
- serial fault simulation
- statistical fault simulation
- system simulation
- three valued logic simulation
- time-domain simulation
- timing simulation
- transistor-level simulation
- two-dimensional device simulation
- worst-case timing simulationEnglish-Ukrainian dictionary of microelectronics > simulation
-
4 diagram
діаграма; схема; графік - block diagram
- block integration diagram
- circuit diagram
- connection diagram
- current-voltage diagram
- flow diagram
- functional diagram
- interconnection diagram
- logic diagram
- operational sequence diagram
- phase diagram
- schematic circuit diagram
- schematic diagram
- state diagram
- stick diagram
- timing diagram
- truth diagram
- wiring diagram -
5 verification
верифікація, підтвердження правильності - circuit-level verification
- design verification
- design rules verification
- electrical rule verification
- functional verification
- layout verification
- logic verification
- test verification
- timing verificationEnglish-Ukrainian dictionary of microelectronics > verification
-
6 verifier
См. также в других словарях:
Timing closure — is the process by which an FPGA or a VLSI design is modified to meet its timing requirements. Most of the modifications are handled by EDA tools based on directives given by a designer. The term is also used for the goal that is achieved, when… … Wikipedia
Logic simulation — is the use of a computer program to simulate the operation of a digital circuit. Logic simulation is the primary tool used for verifying the logical correctness of a hardware design. In many cases logic simulation is the first activity performed… … Wikipedia
Logic analyzer — A logic analyzer is an electronic instrument which displays signals in a digital circuit. A logic analyzer may convert the captured data into timing diagrams, protocol decodes, state machine traces, assembly language, or correlate assembly with… … Wikipedia
Logic Pro — Entwickler Apple Inc. Aktuelle Version 9.1.5 (9. August 2011) Betriebssystem Mac OS X Kategorie Musiksoftware Lizenz … Deutsch Wikipedia
Timing attack — In cryptography, a timing attack is a side channel attack in which the attacker attempts to compromise a cryptosystem by analyzing the time taken to execute cryptographic algorithms. The attack exploits the fact that every operation in a computer … Wikipedia
Digital timing diagram — A Digital timing diagram is a representation of a set of signals in the time domain. A timing diagram can contain many rows, usually one of them being the clock. It is a tool that is ubiquitous in digital electronics, hardware debugging, and… … Wikipedia
Static timing analysis — is a method of computing the expected timing of a digital circuit without requiring simulation. High performance integrated circuits have traditionally been characterized by the clock frequency at which they operate.Gauging the ability of a… … Wikipedia
Physical timing closure — is the process by which an FPGA or a VLSI design with a physical representation is modified to meet its timing requirements. Most of the modifications are handled by EDA tools based on directives given by a designer. The term is also sometimes… … Wikipedia
Valid Logic Systems — was one of the first commercial EDA electronic design automation companies. It was founded in the early 1980s, along with Daisy Systems Corporation and Mentor Graphics, collectively known as DMV. Initially, Valid built both hardware and software … Wikipedia
Three-state logic — In digital electronics three state, tri state, or 3 state logic allows output ports to have a value of logical 0, 1, or Hi Z. A Hi Z output puts the pin in a high impedance state, effectively removing the pin from its influence on the circuit.… … Wikipedia
Dying to Win: The Strategic Logic of Suicide Terrorism — (2005; ISBN 1 4000 6317 5) is Robert Pape s analysis of suicide terrorism from a strategic, social, and psychological point of view. It is based on a database he has compiled at the University of Chicago, where he directs the Chicago Project on… … Wikipedia